





# **Advanced Program**

ICSJ2010

The Leading International Symposium on Components, Packaging, and Manufacturing Technology

# **IEEE CPMT Symposium Japan**

(Formerly "VLSI Packaging Workshop in Japan") Aug. 24-26, 2010 The University of Tokyo, Hongo Campus Faculty of Engineering Bldg.2 Sanjo Conference Hall

The VLSI Packaging Workshop in Japan has been held every two years since 1992 in Kyoto, and it has become a well-known international workshop for advanced packaging technologies. Due to ever increasing activities and changing demands, the committee has reviewed its mission; cooperated with the members of IEEE CPMT Japan Chapter, refurbished the workshop, and started the new symposium - IEEE CPMT Symposium Japan. It will provide component, packaging, and manufacturing researchers who are extending their activities beyond borders with opportunities to exchange technical knowledge and perspective. The committee strongly encourages you to attend this symposium and participate in the discussion, to understand the technology trends and find the best targets for your technology / business development. Bring your latest research results and share with the participants who are experts from the industry and the grove of Academe, and discuss with them. Anybody contributing to the achievement of a sustainable society through electronics is very welcome at this symposium.

Features of this symposium are:

- ✓ Fully supported by IEEE CPMT society and wonderful plenary speakers
- ✓ Papers presented in the Symposium will be posted on IEEE Xplore.
- Special offer 50% off of IEEE and CPMT Society membership
- Second day focuses on 3D integration and Interconnection
- Third day focuses on Materials and Optoelectronics

# Welcome to IEEE CPMT Symposium Japan

On behalf of the committee of IEEE CPMT Symposium Japan, it is our pleasure to welcome you to this Symposium. This Symposium has been held as IEEE VLSI Package Workshop in Japan every other year since 1992 and is the tenth anniversary this year. To meet the needs of the times, the Workshop has been transformed to IEEE CPMT Symposium Japan by the joint effort of IEEE CPMT society Japan chapter and the organizing committee. We wish to celebrate the new start of the IEEE CPMT Symposium Japan as well as the tenth anniversary of the Workshop. This Symposium is now fully supported by IEEE CPMT society and technically supported by National Institute of Advanced Industrial Science and Technology (AIST).

With the strong support of IEEE CPMT Society, we have invited distinguished researchers from all over the world as plenary speakers, especially on the rapidly emerging packaging technology from fundamentals to applications and from nano level to system level. We would like to express our gratitude to all authors and invited speakers for presenting their latest research results, and all participants for their active cooperation.

Our mission is to offer the opportunity to the people who wish to extend their R&D activity beyond borders to exchange technical knowledge and perspective. We will convey your names across the world via IEEE Xplorer, which is the most powerful on-line archive of papers under the academic authority. Each of our committee members will do our best so that you will reap a rich harvest from this Symposium.

> August 24th, 2010 Tokyo, Japan

- Ladaton

Tadatomo Suga, ICSJ General Chair

Masahiro Aoyaqu

Masahiro Aoyagi, IEEE CPMT Society Japan Chapter Chair

Aifimi nutijima

Hirofumi Nakajima, Organizing Committee, Executive Chair

# Preceding-day event

# August 23, 2010

	Room 212
9:00	ITRS Workshop (No registration required)
	ITRS Assembly and packaging workshop steered by W. R. Bottoms and Wiliam Chen
	ITRS and Jisso Roadmap activity: Difficult challenges in packaging technology
17:00	Adjourn

# Symposium Schedule

# August 24, 2010

8:30	Registration			
	Room 213			
9:30	Opening Remarks:			
	Hirofumi Nakajima , Executive Chair, IEEE CPMT Symposium Japan; Renesas Electronics Co.			
9:40	Welcome Talk CPMT Pr	esident:		
	Rolf Aschenbrenner, President,	CPMT Society, IEEE; Fraunhofer	IZM	
9:50	Plenary Speech :			
	William T. Chen (Senior Technic	cal Advisor ASE Group, IEEE/CPM	T Society Distinguished	
	Lecturer)			
10:35		Coffee break		
10:45	Plenary Speech :			
	W. R. Bottoms (Chair, A&P TWG, ITRS; Chairman, 3MTS)			
11:30	Plenary Speech :			
	C. P. Wong (Dean of the Faculty of Engineering, The Chinese University of Hong Kong, On a no			
	pay leave from School of Materials Science and Engineering, Georgia Institute of			
	Technology, IEEE/CPMT Society Distinguished Lecturer)			
12:10	Lunch			
	Room 213	Room 212	Room 211	
13:00	Session 1:	Session 3:	Session 5:	
	Advanced Package - 1	Board Level Reliability -1	Electrical Design -1	
14:40	Author's Interview	Author's Interview	Author's Interview	
15:00	Coffee break			
15:10	Session 2:	Session 4:	Session 6:	
	Advanced Package - 2	Board Level Reliability -2	Electrical Design -2	
16:50	Author's Interview	Author's Interview	Author's Interview	
17:20	Welcome Reception (Sanjo Conference Hall)			
20:00		Close		

# August 25, 2010

9:00	Registration				
	Room 213				
9:30	Plenary Speech :				
	Tadatomo Suga (General Chair,	IEEE CPMT Symposium Japan;	The University of Tokyo)		
10:20		Coffee break			
10:30	Plenary Speech :				
	Klaus-Dieter Lang (Fraunhofer	IZM)			
11:15	Plenary Speech :				
	Eric Beyne (IMEC)				
12:00	Lunch				
	Room 212	Room 213	Room 211		
13:00	Session 7:	Session 9:	Session 11:		
	Interconnect	3D Integration - 1	Mechanical Design -1		
14:40	Author's Interview	Author's Interview	Author's Interview		
15:00	Coffee break				
15:10	Session 8: Session 10: Consider 10				
	<b>Optical vs. Electrical</b>	3D Integration -2	Mechanical Design -2		
	Transmission	3D Integration -2	Mechanical Design -2		
16:50	Author's Interview	Author's Interview	Author's Interview		
17:10	Close				

# August 26, 2010

9:00	Registration					
	Room 213					
9:30	Plenary Speech :					
	E. Jan Vardaman (President, Te	echSearch International, Inc.)				
10:15	Plenary Speech :					
	Masahiro Aoyagi (Chair, CPMT .	Masahiro Aoyagi (Chair, CPMT Society Japan Chapter; AIST)				
11:00		Coffee break				
	Room 212	Room 213	Room 211			
11:10	Session 13:	Session 15:	Session 18:			
	Thermal Design -1	Material - 1	<b>Optoelectronics -1</b>			
12:00	Author's Interview	Author's Interview	Author's Interview			
12:10	Lunch					
13:00	Award ceremony (Room 213)					
13:20	Session 14:	Session 16:	Session 19:			
	Thermal Design - 2	Material - 2	<b>Optoelectronics - 2</b>			
15:00	Author's Interview	Author's Interview	Author's Interview			
15:20	Coffee break					
15:30		Session 17:	Session 20:			
		Material -3	<b>Optoelectronics - 3</b>			
17:10		Author's Interview	Author's Interview			
17:30	Close					

# Plenary Speech

## August 24, 2010, Room 213

Session Chair: Hirofumi Nakajima



# Materials – Crucial Enabler for Packaging Innovation,

*William T. Chen (Senior Technical Advisor ASE Group, IEEE/CPMT Society Distinguished Lecturer)* 

The last decade has seen great advances in packaging technology with new package types, lower cost innovations, miniaturizations and integration. They are driven by the dual forces of market pull (Consumer electronics, mobile devices, and networking everywhere) and technology push (More Moore and More than Moore). Behind the scene new materials and new materials processing have played a crucial enabling role. In the ITRS report it has been stated that in the last decade 100% of the materials have been replaced, and that this pace of change have not slackened. This talk will present advances in packaging technologies and the role of materials and materials processing innovations. We will illustrate with some of the leading consumer applications. We will discuss what we may expect to see in the next decade for this exemplary and productive collaboration in the electronics ecosystem.

10:45



# Difficult Challenges and potential solutions for Advanced Packaging, W. R. Bottoms (Chair, A&P TWG, ITRS; Chairman,

Third Millennium Test Solutions)

The driving forces for the electronics industry will be increasingly dominated by consumer demands over the 15 year view of the International Technology Roadmap for Semiconductors (ITRS). The resulting difficult challenges in advanced packaging will arise from thermal management, size, power, bandwidth density and cost requirements. We have known solutions for many of the technical requirements today but many of these solutions do not meet the size and cost requirements of the ITRS Roadmap. These challenges cannot be met without the incorporation of new materials, new processes and new architectures. The most important of these is 3D integration. Although there has been significant progress in development of 3D technologies it has not yet reached the high volume production mainstream. Recent progress such as the advent of 3D standards will result in the emergence of high volume 3D IC production this year for less complex products. The major driving issues and challenges associated with 3D IC production and the outlook for future 3D integration of more complex products will be discussed.



# Recent Advances on Nano-materials for Advanced Packaging Applications,

C. P. Wong (Dean of the Faculty of Engineering, The Chinese University of Hong Kong, On a no pay leave from School of Materials Science and Engineering, Georgia Institute of Technology, IEEE/CPMT Society Distinguished Lecturer)

The advance of semiconductor technology is mainly due to the advances of materials, especially polymeric materials. These include the use of polymers as: resist (for deep submicron lithography), adhesives (both conductive and non conductive for die attach and assembly interconnects), interlayer dielectrics(low k, low loss dielectrics for high speed and low loss signal transmission), encapsulants (discrete and wafer level packages for device protection), embedded passives (high K, capacitors, high Q, inductors for high density PWB substrates), superhydrophobic self-cleaning lotus effect surfaces,...etc. In this presentation, I will review some of the recent advances on polymeric materials and polymer nanocomposites that are currently being investigated for these types of applications, such as : lead-free electrically conductive adhesives (ECAs) with self assembly monolayer molecular wires for fine pitch and high current density interconnects, flip chip and wafer level underfills, nano lead-free alloys for low temperature interconnects, nanometal particle composites for high k embedded passives, well-aligned carbon nanotubes and graphenes for high current and high thermal interface materials(TIMs), and superhydrophobic self-clean lotus surface coatings for high efficiency solar cell applications.

# August 25, 2010, Room 213

## Session Chair: Ricky Lee



# Recent Progress in Surface Activated Bonding Method,

Tadatomo Suga (General Chair, IEEE CPMT Symposium Japan; School of Engineering of The University of Tokyo)

# 3D System-in-Package Technologies for Multifunctional Systems,

Klaus-Dieter Lang (Fraunhofer IZM)

Semiconductor roadmaps predict that the advancement in silicon technologies will follow the well known "Moore's law" in the next decade, too. However, for future multifunctional systems in many cases the cost efficient IC standard technologies cannot be applied. Non-digital and often MEMS functions require alternative materials, specific assembly processes and application environment oriented packaging solutions.

Therefore future system integration often will be a combination of "More Moore" - or "system on chip (SoC)"-solutions and advanced assembly and packaging technologies, for example "system in package (SiP)" or "system on board (SoB)". Main advantages of these approaches are performance improvement and application flexibility for different product groups, manufacturability with established processes and a high potential for cost reduction.

From the technological perspective 3D waferlevel and 3D module assembly and packaging technologies as well as the embedding of active and passive components in polymeric substrates are promising approaches in this context.

The presentation describes the strategy as well as advantages and disadvantages concerning advanced 3D packaging solutions at wafer and module level. Technology background, implementation conditions and exploitation experiences as well as application examples will be presented.

11:15



# **3D System Integration - Opportunities and challenges in the supply chain**, *Eric Beyne (IMEC)*

3D integration complements semiconductor scaling; it enables a higher integration density as well as heterogeneous technology integration. Using 3D chip stacking, it is possible to extend the number of functions per 3D chip well beyond the near-term capabilities of traditional scaling. The 3D strata may be realized using advanced CMOS technology nodes but may also exploit a wide variety of device technologies to optimize system performance.

The study and development of 3D System integration requires a concurrent exploration of technology and design issues with a target to a specific 3D application domain.

The introduction of 3D technology in the microelectronic industry calls for innovations throughout the supply chain. The technology needed for 3D stacking consists of three main processes: The through-Si via process, processes for bonding and thinning wafers on carriers, allowing for backside processing on thinned wafers, and the actual chip stacking and stack packaging operations. Next to the technology, the design of 3D systems is a key topic of the 3D research program. 3D system design exploration

# August 26, 2010, Room 213

Session Chair: Hiroshi Yamada

9:30		<b>3D Packaging Trends: From Stacked Die to 3D ICs with TSV</b> <i>E. Jan Vardaman (President, TechSearch International, Inc.)</i>
10:15		Advanced Electrical Measurement and Evaluation Technology for 3D LSI Chip Stacking Integration Technology, Masahiro Aoyagi (Chair, CPMT Society Japan Chapter; The National Institute of Advanced Industrial Science and Technology)
3D LSI of integration	chip stacking technology on. Its process technolog	y is one of key technologies for future high density electronic sysytem gy are established graduallly. However, its measurement and evaluation

technology is not developed well compared to the process technology. In AIST, high resolution TDR/TDT measurement, ultra-wide band power distribution network impedance meassurement technologies have been developed intensively as an advanced electrical measurement technology.

The details of these technologies will be introduced.

# Program Sessions

## August 24, 2010

#### **Room 213**

#### 13:00 – 14:40 Session 1: Advanced Package (AP-1)

Session Chair: Shoji Uegaki, Klaus Pressel

#### 1-1 Module Miniaturization by ultra thin Package Stacking,

<u>Thomas Löher</u><sup>1</sup>, David Schütze<sup>1</sup>, Andreas Ostmann<sup>2</sup> and Rolf Aschenbrenner<sup>2</sup> / Tecknische Universität Berlin<sup>1</sup>, Fraunhofer IZM<sup>2</sup>

#### 1-2 Development of Super Thin TSV PoP,

Flynn Carson<sup>1</sup>, <u>Kazuo Ishibashi</u><sup>2</sup>, Seung Wook Yoon<sup>3</sup>, Pandi Chelvam Marimuthu<sup>3</sup> and Dzafir Shariff<sup>a</sup> / STATS ChipPAC, Inc.<sup>1</sup>, Nokia Japan Co., Ltd.<sup>2</sup>, STATS ChipPAC Singapore, Ltd.<sup>3</sup>

1-3 A wafer-level system integration technology for flexible pseudo-SOC incorporates MEMS-CMOS heterogeneous devices,

<u>Hiroshi Yamada</u><sup>1</sup>, Yutaka Onozuka<sup>1</sup>, Atsuko Iida<sup>1</sup>, Kazuhiko Itaya<sup>1</sup>, Hideyuki Funaki<sup>1</sup>, Kazuhiro Takahashi<sup>2</sup> and Hiroshi Toshiyoshi<sup>2</sup>, / Toshiba Corporation<sup>1</sup>, The University of Tokyo<sup>2</sup>

1-4 Silicon TSV Interposer with embedded capacitors for high performance VLSI packaging, <u>Nagesh Vodrahall</u> / Allvia Technologies

Author's Interview (20min.)

#### 15:10 – 16:50 Session 2: Advanced Package (AP-2)

Session Chair: Shigenori Aoki, C.P. Hung

- 2-1 Alternative Process and Support Material for Embedded Fine-pad-pitch LSI Package, <u>Hideya Murai</u>, Kentaro Mori, Masaya Kawano and Shintaro Yamamichi / Renesas Electronics Corporation
- 2-2 Preparation of ferroelectric capacitor films onto the releasable substrate and its application to nano-transfer method,

<u>Masaaki Ichiki</u><sup>1.3,4</sup>, Keita Iimura<sup>1</sup>, Toshifumi Hosono<sup>1</sup>, Keisuke Kuraki<sup>1</sup>, Fumiaki Tomioka<sup>1</sup>, Tadatomo Suga<sup>1,3</sup> Ryutaro Maeda<sup>2</sup> and Toshihiro Itoh<sup>2, 3</sup> / The University of Tokyo<sup>1</sup>, National Institute of Advanced industrial Science and Technology(AIST)<sup>2</sup>, JST-CREST<sup>3</sup>, JST-PRESTO<sup>4</sup>

- 2-3 Embedded Wafer Level Ball Grid Array (eWLB) Technology for System Integration, <u>Klaus Pressel</u>, Gottfrid Beer, Thorsten Meyer, Maciej Wojniwski, Markus Fink, Gerals Ofner and Bernd Römer / Infineon Technologies AG.
- 2-4 High Density Substrate Solution for Complex High Pin Count Flip-Chip Applications, <u>Vern Solberg</u><sup>1</sup> and Vage Oganesian<sup>2</sup> / STC-Madison<sup>1</sup>, Tessera Technologies, Inc.<sup>2</sup>

Author's Interview (20min.)

## **Room 212**

#### 13:00 – 14:40 Session 3: Board Level Reliability (BR-1)

Session Chair: Michitaka Kimura, Jie Xue

3-1 Invited : Mechanical and Material Reliability in Board Level Solder Joints,

Masazumi Amagai / Texas Instruments Japan Ltd.

- 3-2 Effect of Mild Aging on Package Drop Performance for Lead Free Solders, SeokHo Na, <u>SeWoong Cha</u>, WonJoon Kang, TaeSeong Kim, TaeKyung Hwang, JinYoung Khim / Amkor Technology Korea
- 3-3 Next Generation Substrate for High Density and Thin Package, <u>Toru Furuta</u> / IBIDEN CO.,LTD.
- 3-4 PoP Prototyping by determination of matter transport effects,
   Lutz Meinshausen<sup>1</sup>, <u>Kirsten Weide-Zaage<sup>1</sup></u>, Wei Feng<sup>2</sup> and Hélène Frémont<sup>2</sup> / Leibniz University Hannover<sup>1</sup>,
   Université Bordeaux l<sup>2</sup>

Author's Interview (20min.)

#### 15:10 – 16:50 Session 4: Board Level Reliability (BR-2)

#### Session Chair: Michitaka Kimura, Jie Xue

- 4-1 Modeling of Board Level Solder Joint Reliability under Mechanical Drop Test with the Consideration of Plastic Strain Hardening of Lead-free Solder, <u>Z. J. Xu</u>, T. Jiang, F. B. Song, Jeffery C. C. Lo and S. W. Ricky Lee / Hong Kong University of Science and Technology
- 4-2 Effect of Solders, Underfills and Substrates on Reliability of Flip-Chip Bonding of Low-k Semiconductor Chips,

<u>Kenji Terada</u>, Takayuki Nejime, Takafumi Ooyoshi, Kaoru Kobayashi and Kimihiro Yamanaka / KYOCERA SLC Technologies Corporation

- 4-3 Health monitoring method for load assessment in reliability design of printed circuit board, <u>Kenji Hirohata</u>, Katsumi Hisano, Yosuke Hisakuni, Takahiro Omori and Minoru Mukai / Toshiba Corporation
- 4-4 Effects of the crystallographic orientation of Sn grain during electromigration test, <u>Kiju Lee<sup>1</sup></u>, Keun-Soo Kim<sup>1</sup>, Kimihiro Yamanaka<sup>2</sup>, Yutaka Tsukada<sup>1</sup>, Soichi Kuritani<sup>3</sup>, Mimoru Ueshima<sup>4</sup> and Katsuaki Suganuma<sup>1</sup> / Osaka University<sup>1</sup>, KYOCERA SLC Technologies Corporation<sup>2</sup>, ESPEC.CORP.<sup>3</sup>, SENJU METAL INDUSTRY CO.,LTD.<sup>4</sup>

Author's Interview (20min.)

#### **Room 211**

#### 13:00 – 14:40 Session 5: Electrical Design (ED-1)

Session Chair: Toshio Sudo, Yutaka Uematsu

5-1 Design Trade-Off for Resonance Reduction of Multiple Power Planes in Super Ball Grid Array (SBGA) Package,

<u>GaWon Kim</u><sup>1</sup>, SeungJae Lee<sup>1</sup>, JiHeon Yu<sup>1</sup>, Ozgur Misman<sup>2</sup>, KiCheol Bae<sup>1</sup>, TaeKi Kim<sup>1</sup>, Sangwoong Lee<sup>1</sup> and JinYoung Kim<sup>1</sup> / Amkor Technology Korea<sup>1</sup>, Amkor Technology Inc.<sup>2</sup>

- 5-2 **Fast Power Integrity Estimation Method by Use of LSI Power-pin Model**, <u>*Takashi Harada, Masashi Ogawa and Manabu Kusumoto / NEC Corporation*</u>
- 5-3 **Modeling and Analysis of Differential Signal Through Silicon Via (TSV) in 3D IC**, <u>Joohee Kim</u><sup>1</sup>, Jun So Pak<sup>1</sup>, Jonghyun Cho<sup>1</sup>, Junho Lee<sup>2</sup>, Hyungdong Lee<sup>2</sup>, Kunwoo Park<sup>2</sup> and Joungho Kim<sup>1</sup> /

Korea Advanced Institute of Science and Technology (KAIST)<sup>1</sup>, Hynix Semiconductor Inc.<sup>2</sup>

5-4 A Stopband Enhanced EBG Power/ground Plane based on Via Location Design, <u>Chuen-De Wang</u> and Tzong-Lin Wu / National Taiwan University Author's Interview (20min.)

#### 15:10 – 16:25 Session 6: Electrical Design (ED-2)

Session Chair: Takashi Harada, Hideki Osaka

6-1 TSV Mutual Inductance Effect on Impedance of 3D Stacked On-Chip PDN with Multi-TSV Connections, Jun So Pak<sup>1</sup>, Jonghyun Cho<sup>1</sup>, Joohee Kim<sup>1</sup>, Junho Lee<sup>2</sup>, Hyungdong Lee<sup>2</sup>, Kunwoo Park<sup>2</sup> and Joungho Kim<sup>1</sup> /

Korea Advanced Institute of Science and Technology (KAIST)<sup>1</sup>, Hynix Semiconductor Inc.<sup>2</sup>

6-2 Through Co-Design to Optimize Power Delivery Distribution System Using Embedded Discrete De-coupling Capacitor,

Chen-Chao Wang<sup>1</sup>, Hung-Hsiang Cheng<sup>1</sup>, Chi-Tsung Chiu<sup>1</sup>, Chih-Pin Hung<sup>1</sup>, Chih-Wen Kuo<sup>2</sup> and Toshihide Kitazawa<sup>3</sup> / Advanced Semiconductor Engineering Inc.<sup>1</sup>, National Sun Yat-Sen University<sup>2</sup>, Ritsumeikan University<sup>3</sup>

6-3 Impulse responses of on-chip power supply networks with varying conditions, <u>Yutaka Uematsu</u>, Hideki Osaka, Masayoshi Yagyu and Tatsuya Saito / Hitachi Ltd.

Author's Interview (20min.)

## August 25, 2010

#### **Room 212**

#### 13:00 – 14:40 Session 7: Interconnect (IC)

Session Chair: Hirofumi Nakajima, C.P. Hung

- 7-1 Wire Bonding with Pd-Coated Copper Wire, Horst Clauberg<sup>1</sup>, Bob Chylak<sup>1</sup>, Nelson Wong<sup>1</sup>, Johnny Yeung<sup>2</sup> and Eugen Milke<sup>3</sup> / Kulicke & Soffa Ind, Inc.<sup>1</sup>, Heraeus Materials Singapore Pte Ltd.<sup>2</sup>, WC Heraeus GmbH<sup>3</sup>
- 7-2 Fine Pitch Cu Wire Bonding As Good As Gold, <u>Bernd K. Appelt</u>, William T. Chen, Andy Tseng, and Yi-Shao Lai / ASE Group Inc.
- 7-3 **Study of EMC for Cu bonding wire application,** <u>Hidetoshi Seki</u><sup>1</sup>, Chen Ping<sup>2</sup>, Hiroshi Nakatake<sup>3</sup>, Shin-ichi Zenbutsu<sup>1</sup> and Shingo Itoh<sup>1</sup> / SUMITOMO BAKELITE Co., Ltd.<sup>1</sup>, SUMITOMO BAKELITE SINGAPORE PTE. Ltd.<sup>2</sup>, S.B. RESEARCH Co., Ltd.<sup>3</sup>
- 7-4 **Process Design of Self-Replication for Micro Bump Formation**, <u>*Kiyokazu Yasuda*</u> / *Nagoya University*

Author's Interview (20min.)

#### 15:10 – 16:50 Session 8: Optical vs. Electrical Transmission (OE-1)

Session Chair: Kanji Otsuka, Toshio Sudo

8-1 Invited : Potential of Wavelength-Division-Multiplexing Optical-Interconnects for Next-Generation System in Packaging, <u>Shogo Ura</u><sup>1</sup> and Kenji Kintaka<sup>2</sup> / Kyoto Institute of Technology<sup>1</sup>, Association of Super-Advanced Electronics Technology (ASET)<sup>2</sup>

- 8-2 **Study on Novel Concept of Transmission Signal Assisted with Evanescent Wave Energy**, <u>Kaoru Hashimoto</u>, Kazuo Kohno, Yutaka Akiyama, Hisashi Kikuchi and Kanji Otsuka / Meisei University
- 8-3 **A Feasibility Study of Proximity Interconnect Technology Utilizing Transmission Line Coupling**, <u>Daisuke Iguchi<sup>1</sup></u>, Yutaka Akiyama<sup>2</sup>, Fumiaki Fujil<sup>2</sup> and Kanji Otsuka<sup>2</sup> / Fuji Xerox Co., Ltd.<sup>1</sup>, Meisei University<sup>2</sup>
- 8-4 Analysis of On-Board Antenna Modules for the Millimeter-Wave Intra-Connect system, Sho Ohashi, Takahiro Takeda, Hirofumi Kawamura, Yasuhiro Okada, Masahiro Uno, Yoshiyuki Akiyama and Kenichi Kawasaki / Sony Corporation

Author's Interview (20min.)

## **Room 213**

#### 13:00 – 14:40 Session 9: 3D Integration (3D-1)

Session Chair: Hiroshi Yamada, Rolf Aschenbrenner

- 9-1 **Development of high accuracy wafer thinning and pickup technology for thin wafer(die)**, <u>Chuichi Miyazaki</u><sup>1,2</sup>, Haruo Shimamoto<sup>1,2</sup>, Toshihide Uematsu<sup>1,2</sup>, Yoshiyuki Abe<sup>1,2</sup>, Kosuke Kitaichi<sup>1,2</sup>, Tadahiro Morifuji<sup>1,3</sup> and Shoji Yasunaga<sup>1,3</sup> / Association of Super-Advanced Electronics Technology (ASET)<sup>1</sup>, Renesas Technology Corp.<sup>2</sup>., ROHM Co., Ltd.<sup>3</sup>
- 9-2 **Development of High speed Copper CMP Slurry for TSV application based on Friction analysis**, <u>Jin Amanokura</u><sup>1</sup>, Hiroshi Ono<sup>1</sup> and Kyoko Hombo<sup>2</sup> / Hitachi Chemical Co., Ltd.<sup>1</sup>, Hitachi Ltd.<sup>2</sup>
- 9-3 Evaluation of Surface Microroughness for Surface Activated Bonding, Kei Tsukamoto, Eiji Higurashi and Tadatomo Suga / The University of Tokyo
- 9-4 **Guard-Ring Effect for Through Silicon Via (TSV) Noise Coupling Reduction,** <u>Jonghyun Cho<sup>1</sup></u>, Kihyun Yoon<sup>1</sup>, Jun So Pak<sup>1</sup>, Joohee Kim<sup>1</sup>, Junho Lee<sup>2</sup>, Hyungdong Lee<sup>2</sup>, Kunwoo Park<sup>2</sup> and Joungho Kim<sup>1</sup> / Korea Advanced Institute of Science and Technology (KAIST)<sup>1</sup>, Hynix Semiconductor Inc.<sup>2</sup>

Author's Interview (20min.)

#### 15:10 – 16:50 Session 10: 3D Integration (3D-2)

Session Chair: Masahiro Aoyagi, E. Jan Vardaman

- 10-1 **Development of Multi-Stack Process on Wafer-on-Wafer (WOW),** *Koji Fujimoto<sup>1,4</sup>, Nobuhide Maeda<sup>1</sup>, Hideki Kitada<sup>1</sup>, Youngsuk Kim<sup>1</sup>, Akihito Kawa<sup>2</sup>, Kazuhisa Ara<sup>2</sup>, Tomoji Nakamura<sup>3</sup>, Kousuke Suzukt<sup>4</sup> and Takayuki Ohba<sup>1</sup> / The University of Tokyo<sup>1</sup>, DISCO Corporation<sup>2</sup>, Fujitsu Laboratories Ltd.<sup>3</sup>, Dai Nippon Printing Co., Ltd.<sup>4</sup>*
- 10-2 **Room-temperature Si-Si and Si-SiN wafer bonding**, <u>Ryuichi Kondou</u>, Chenxi Wang and Tadatomo Suga / The University of Tokyo
- 10-3 Thermal Stress Analysis of the 3D Die Stacks with Low-Volume Interconnections, <u>Sayuri Kohara</u>, Katsuyuki Sakuma, Yoshikazu Takahashi, Tohoyiro Aoki, Kuniaki Sueoka, Keiji Matsumoto, Paul S. Andry, Cornelia K. Tsang, Edmund J. Sprogis, John U. Knickerbocker and Yasumitsu Orii / IBM Japan, Ltd.
- 10-4 Wafer and/or chip bonding adhesives for 3D package, <u>Toshihisa Nonaka</u>, Koichi Fujimaru, Akira Shimada, Noboru Asahi, Yoshiko Tatsuta, Hiroyuki Niwa and Yasuko

Tachibana / Toray Industries, Inc.

#### Author's Interview (20min.)

#### **Room 211**

#### 13:00 – 14:40 Session 11: Mechanical Design (MD-1)

Session Chair: Masazumi Amagai, Tadaaki Mimura

- 11-1 **Review on the high temperature warpage measurement using shadow moir**é, <u>Yong Goo Um</u> and Jin Young Khim / Amkor Technology Korea
- 11-2 Warpage mechanism of single-sided molded package studied with viscoelastic analysis, <u>Yusuke Komoto</u> / NITTO DENKO Corporation
- 11-3 Vibration test durability on large BGA assemblies: Evaluation of reinforcement techniques, Matthieu Berthou<sup>1,2,3</sup>, Hua Lu<sup>4</sup>, Pascal Retailleau<sup>1</sup>, <u>Helene Frémont</u><sup>2</sup>, Alexandrine Guédon-Gracia<sup>2</sup>, Catherine Jephos-Davennel<sup>3</sup>, Christopher Bailey<sup>4</sup> / MBDA France<sup>1</sup>, IMS Bordeaux Univ-Bordeaux1<sup>2</sup>, DGA CELAR<sup>3</sup>, The University of Greenwich<sup>4</sup>
- 11-4 **The Development of Cleaving DBG + CMP process**, <u>Shinya Takyu</u>, Mika Kiritani, Tetsuya Kuroswa and Noriko Shimizu / Toshiba Corporation Semiconductor Company

Author's Interview (20min.)

#### 15:10 – 16:00 Session 12: Mechanical Design (MD-2)

Session Chair: Masazumi Amagai, Seok-Hwan HUH

- 12-1 Thermal stress analysis of FCBGA during cooling under reflow process, <u>Chihiro J. Uchibori</u> and Michael Lee / Fujitsu Labs, America, Inc.
- 12-2 Assembly-Stress-Mechanism in Pad Areas of Flip Chip Package on High-k/Metal gate Transistors, <u>Yukitoshi Ota</u>, Fumito Itoh, Kazuhiro Ishikawa, Kiyomi Hagihara, Takeshi Matsumoto, Teppei Iwase, Yutaka Itoh and Hiroshige Hirano / Panasonic Corporation

Author's Interview (20min.)

## August 26, 2010

#### **Room 211**

#### 11:10 – 12:10 Session 13: Thermal Design (TD-1)

Session Chair: Atsushi Nakamura, Kishio Yokouchi

- 13-1 Heat spreader technology for silicon chip, <u>Tomoyuki Kosakabe</u>, Masataka Mochizuki, Koichi Mashiko, Yuji Saito, Fumitoshi Kiyooka, Yasuhiro Horiuchi, Gerald Cabusao and Thang Nguyen / Fujikura Ltd.
- 13-2 A Study of Thermal Performance for Chip-in-Substrate type LED Package Structure, <u>Yen-Fu Su</u><sup>1</sup>, Tuan-Yu Hung<sup>1</sup>, Shin-Yueh Yang<sup>1</sup> and Kuo-Ning Chiang<sup>2</sup> / National Tsing Hua University<sup>1</sup>, National Center for High-Performance Computing<sup>2</sup>

Author's Interview (10min.)

#### 13:20 – 14:35 Session 14: Thermal Design (TD-2)

Session Chair: Atsushi Nakamura, Kishio Yokouchi

- 14-1 **Study on the Application of Thermal Interface Materials for Integration of HP-LEDs**, <u>Jun Wu<sup>1,2</sup></u>, Meilin Zhuang<sup>2</sup>, Shuzhi Li<sup>2</sup>, Weiqiao Yang<sup>2</sup> and Jianhua Zhang<sup>1</sup> / Shanghai University<sup>1</sup>, Shanghai Research Center of Solid-state Lighting Engineering and Technology<sup>2</sup>
- 14-2 Structure function based thermal resistance & thermal capacitance measurement for semiconductor packages, <u>Yafei Luo / Mentor Graphics Japan Co., Ltd.</u>
- 14-3 **Data center energy conservation utilizing heat pipe based ice storage system,** <u>Gerald Cabusao</u>, Masataka Mochizuki, Koichi Mashiko, Tetsuya Kobayashi, Randeep Singh, Thang Nguyen and Xiao Ping Wu / Fujikura Ltd.

Author's Interview (20min.)

#### **Room 213**

#### 11:10 – 12:10 Session 15: Material (ML-1)

Session Chair: Itsuo Watanabe, William T. Chen

15-1 Invited : Recent Advance in Anisotropic Conductive Adhesives (ACAs) Materials and Processing Technology,

Kyung-Wook Paik / Korea Advanced Institute of Science and Technology (KAIST)

15-2 Micro- Solder Precoat Technology by Precoat by Powder Sheet method, <u>Kaichi Tsuruta</u>, Takeo Kuramoto, Takeo Saitou and Manabu Muraoka / Senju Metal Industry Co., Ltd. Author's Interview (10min.)

#### 13:20 – 15:00 Session 16: Material (ML-2)

Session Chair: Atsushi Okuno, Ricky Lee

- 16-1 **Preparation of Active Layer of Solar Cells Device by F8T2 Blending with PCBM**, Han-Sheng Huang, <u>Po-Yi Lu</u>, Cho-Liang Chung and Shen-Li Fu / I-Shou University
- 16-2 A novel polymer technology for underfill, <u>Osamu Suzuki<sup>1</sup></u>, Toshiyuki Sato<sup>1</sup>, Pawel Czubarow<sup>2</sup> Tomasz Waechol<sup>2</sup> and Dave Son<sup>3</sup>/ NAMICS Corporation<sup>1</sup>, eM-TECH, inc<sup>2</sup>, Southern Methodist University<sup>3</sup>
- 16-3
   Transparent Encapsulating Resin for Automotive Applications,

   Hisataka Ito, Hiroshi Noro and Shinya Oota / NITTO DENKO Corporation
- 16-4 High reliability epoxy encapsulating compound for power module, <u>Yuya Kitagawa</u>, Satomi Yano, Hironori Kobayashi and Aya Mizushima / NITTO DENKO Corporation Author's Interview (20min.)

#### 15:30 – 17:10 Session 17: Material (ML-3)

Session Chair: Hiroshi Manita, Itsuo Watanabe

17-1 Phase Transformation of Metallic Nanoparticle Deposites for the Electrodes of Flexible Electronics, *Tzu-Hsuan Kao<sup>2</sup>*, <u>Jenn-Ming Song<sup>1</sup></u>, Jian-Yih Wang<sup>1</sup> and In-Gann Cher<sup>2</sup> / National Dong Hwa University<sup>1</sup>, National Cheng Kung University<sup>2</sup>

- 17-2 A New, Cost-effective Coreless Substrate Technology, <u>Bernd K. Appelt</u>, Bruce Su, Alex S.F. Huang and Yi-Shao Lai / ASE Group Inc.
- 17-3 Build-up Electrical Insulation Material with Low-Dielectric Tangent, Low-CTE and Low-Surface Roughness,

Isao Suzuki, Toshiaki Tanaka, Akihiro Uenishi, <u>Takayuki Kobayashi</u>, and Junnosuke Murakami / Sekisui Chemical Co. Ltd.

17-4 Electroless Ni/Pd/Au Plating for Semiconductor Package Substrates -Effect of Gold Plating Combinations on Gold Wire Bonding Reliability-,

<u>Yoshinori Ejiri</u><sup>1</sup>, Takehisa Sakurai<sup>1</sup>, Yoshinori, Arayama<sup>2</sup>, Yoshiaki Tsubomatsu<sup>1</sup>, Shuuichi Hatakeyama<sup>1</sup>, Shigeharu Arike<sup>1</sup>, Yukihisa Hiroyama<sup>1</sup> and Kiyoshi Hasegawa<sup>1</sup> / Hitachi Chemical Co.Ltd.<sup>1</sup>, Hitachi Chemical Techno Service Co., Ltd.<sup>2</sup>

Author's Interview (20min.)

#### **Room 212**

#### 11:10 – 12:00 Session 18: Optoelectronics (OE-2)

Session Chair: Shigeru Nakagawa, Shigenori Aoki

- 18-1 Invited : Multichannel optical modules with an SF optical connector interface, <u>Hiromasa Tanobe<sup>1</sup></u>, Shuichiro Asakawa<sup>1</sup>, Masaru Kobayashi<sup>2</sup> and Junya Kobayashi<sup>1</sup> / NTT Corporation<sup>1</sup>, NTT Advanced Technology Corp.<sup>2</sup>
- 18-2 **High-bandwidth optical MCM: FPGA with optical I/O on waveguide-integrated SLC**, <u>Masao Tokunari</u>, Jean Benoit Héroux and Shigeru Nakagawa / IBM Japan, Ltd.

Author's Interview (10min.)

#### 13:20 – 15:00 Session 19: Optoelectronics (OE-3)

Session Chair: Shigeru Nakagawa, Daisuke Iguchi

19-1 **4-Ch** × **10-Gb**/s chip-to-chip optical interconnections with optoelectronic packages and optical waveguide separated from PCB,

Yutaka Takagi, Atsushi Suzuki, Toshikazu Horio, Takeshi Ohno, Toshifumi Kojima, Toshikatsu Takada, Satoshi Iio, Kazushige Obayashi and Masahiko Okuyama / NGK Spark Plug CO., Ltd.

- 19-2 **1060-nm 10-Gb/s x12-channel parallel-optical modules for optical interconnects,** <u>Toshinori Uemura</u>, Yozo Ishikawa, Yoshinobu Nekado, Atsushi Izawa, Masakazu Yoshihara and Hideyuki Nasu / Furukawa Electric Co., Ltd.
- 19-3 High Throughput On-board Parallel Optical Modules Using Multi-chip Visual Alignment Technique, <u>Kenichro Yashiki</u><sup>1</sup>, Takara Sugimoto<sup>2</sup>, Ichiro Ogura<sup>1</sup> and Kazuhiro Kurata<sup>1</sup> / NEC Corporation<sup>1</sup>, NEC Yamanashi Ltd.<sup>2</sup>
- 19-4 Relationship between alignment errors of optical components and power consumption in optoelectronic devices,

Hironobu Morita and Minoru Watanabe / Shizuoka University

Author's Interview (20min.)

#### 15:30 - 16:45 Session 20: Optoelectronics (OE-4)

Session Chair: Shigenori Aoki, Daisuke Iguchi

- 20-1 Polymeric multi/demultiplexers using light-induced self-written waveguides for cost-effective optical interconnection, <u>Tatsuya Yamashita</u><sup>1</sup>, Akari Kawasaki<sup>1</sup>, Manabu Kagami<sup>1</sup>, Takashi Yasuda<sup>2</sup> and Hideki Goto<sup>2</sup> / Toyota Central R&D Labs., Inc.<sup>1</sup>, TOYOTA Motor Corporation<sup>2</sup>
- 20-2 Soft-Lithographic Fabrication of Polymer Parallel Optical Waveguides with Graded-Index Cores for Board-Level Optical Interconnections, <u>Takaaki Ishigure</u>, Yosuke Nitta and Yusuke Sugimori / Keio University
- 20-3 Optical Waveguide Materials with High Thermal Reliability and Their Applications for High-density Optical Interconnections,

Tomoaki Shibata<sup>1</sup>, Tatsuya Makino<sup>1</sup>, Atsushi Takahashi<sup>1</sup>, Yasunobu Matsuoka<sup>2</sup> and Tosahiki Sugawara<sup>2</sup> / Hitachi Chemical Co.,Ltd.<sup>1</sup>, Hitachi Ltd.<sup>2</sup>

Author's Interview (20min.)

# **Registration & Payment**

Online registration starts on July 1, 2010. Please register online at <a href="http://vlsi-pkg-ws.org/">http://vlsi-pkg-ws.org/</a> On-site registration will be also available during the symposium. We don't accept registration by mail or FAX.

# **Attention of Symposium**

## **IEEE** enrollment discount offer

IEEE will offer the Symposium attendees 50% off of IEEE and CPMT Society enrollment fee covering from September 2010 through December 2011. Enrollment form and transaction are available between 12:00 and 13:00 on Aug. 24 - 26.

## **Meeting attire**

Business casual: No suit, No tie, No T-shirt, No Bermuda shorts.

#### Refrain from bringing drinks to the conference room

Please refrain from drinking or eating in a conference room.

Bringing drinks or foods into the conference room is prohibited in the University of Tokyo.

Drinks will be served outside the room during the break time.

## Lunch

Lunch is available at several places in the University of Tokyo, such as Chuo refectory, Matsumoto-rou, and Subway sandwich stand.

Restraint Map in Hongo Campus is

http://www.u-tokyo.ac.jp/campusmap/restaurantmap.pdf

# Travel agency

Kinki Nippon Tourist Co., Ltd. (KNT) Kyoto Branch Address: Kinki Nippon Tourist Kawaramachi Bldg. 4F, Ebisu-Cho 437, Kawaramachi-Dori, Sanjo Agaru, Nakagyo-ku, Kyoto 604-8005, Japan

Phone: +81-75-211-3617

Fax: +81-75-223-5192

E-mail: <u>kyoto-ec@or.knt.co.jp</u>

Please contact KNT, if you need any assistance for your travel arrangement.

# The University of Today



Akamon (Red Gate)

The University of Tokyo was established in 1877 as the first national university in Japan. As a leading research university, the University of Tokyo offers courses in essentially all academic disciplines at both undergraduate and graduate levels and conducts research across the full spectrum of academic activity. The university aims to provide its students with a rich and varied academic environment that ensures opportunities for both intellectual development and the acquisition of professional knowledge and skills.

The University of Tokyo has a faculty of over 4,000 and a total enrollment of about 29,000, evenly divided between

undergraduate and graduate students. As of 2006 there were 2,269 international students, and over 2,700 foreign researchers come annually to the university for both short and extended visits. The University of Tokyo is known for the excellence of its faculty and students and ever since its foundation many of its graduates have gone on to become leaders in government, business, and the academic world.

The University of Tokyo is composed of three campuses: Hongo, Komaba, and Kashiwa. In addition, some University of

Tokyo facilities are situated in other parts of both Tokyo and the country. The main campus of the university is located in Hongo Bunkyo-ku, Tokyo and occupies about 56 hectares of the former Kaga Yashiki, the Tokyo estate of a major feudal lord. Parts of the seventeenth century landscaping of the original estate have been preserved to provide greenery and open space. The campus is graced by the Kaga Estate's celebrated Akamon, or Red Gate, which dates from 1827 and has been designated as an 'Important Cultural Property' by the Japanese Government. Most of the faculties, graduate



Yasuda Auditorium

schools, and research institutes of the university are located on the Hongo Campus

Address: 7-3-1 Hongo, Bunkyo-ku, Tokyo, Japan Home Page: <u>http://www.u-tokyo.ac.jp/index\_e.html</u>

# Access to the University of Tokyo, Hongo Campus

# Go to nearest station from Narita Airport, use the JR or Keisei line.



Railway	Service	То	Traveling Time	Timetable, Fares
	Narita Express	Tokyo	Approx. 53 min.	Access to Narita Airport
ID East	(N'EX)			For further details such as timetable and fares,
JK EdSt	Airport Narita		Approx. 90 min.	please refer
	(Rapid Service)			JR-east website.
	Skyliner	- Keisei Ueno -	Approx. 44 min.	
Nama Sky Access	Limited Express		Approx. 75 min.	Assess guide to Norite Airport by Keissi Deilusy
	City Liner		Approx. 74 min.	Access guide to Narita Airport by Keiser Railway
Kaisai Main Lina	Morning Liner		Approx. 78 min	Access guide to nameda Airport by Keikyu Pailway
Keisei Main Line	Evening Liner			Kaliway
	Rapid Express		Approx. 85 min	

# Go to Hongo Campus, use the subway or Bus.



Nearest Stations	Distance from Sta.
Hongo-sanchome Station. (Subway Marunouchi Line)	8 min. walk
Hongo-sanchome Station. (Subway Oedo Line)	6 min. walk
Yushima Station. or Nezu Station. (Subway Chiyoda Line)	8 min. walk
Todaimae Station. (Subway Namboku Line)	1 min. walk
Kasuga Station. (Subway Mita Line)	10 min. walk

From	Subway	Subway Marunouchi Line for Ikebukuro and get off at Hongo-sanchome Station. 8 minutes
Ochanomizu Station.		walk
(JR Chuo Line,	Subway	Subway Chiyoda Line for Toride and get off at Yushima Station. or Nezu Station. 8 minutes walk
JR Sobu Line)	Bus	Toei Bus 茶 51 for Komagome Station South. Exit or 東 43 for Arakawa-dote-soshajo and get
		off at Todai (Akamon-mae, Seimon-mae, Nogakubu-mae)
	Bus	Toei Bus 学 07 for Tokyo Univ. and get off at Todai (Tatsuokamon, Byoin-mae, Konai Bus Stop)
Okachimachi Station.	Bus	take Toei Bus 都 02 for Otsuka Sta. or 上 69 for Otakibashi-shako-mae and get off at
(JR Yamanote Line, etc.)		Yushima-yon-chome or Hongo-sanchome.
Ueno Station	Bus	take Toei Bus 学 01 for Todai-konai and get off at Todai (Tatsuokamon, Byoin-mae Konai Bus
(JR Yamanote Line, etc.)		Stop)

## Campus Map of the University of Tokyo, Hongo Campus



# Faculty of Engineering Bldg. 2



Registration desk is located between room 211 and room 213 of the Faculty of Engineering Building 2. Conference rooms are located on the first floor that went down the stairs.

# **Symposium Committee**

# General Chair:Tadatomo Suga,The University of TokyoExecutive Chair:Hirofumi Nakajima,Renesas Electronics Corp.<br/>E-mail: hirofumi.nakajima.zy@renesas.comVice Chair:Hiroshi Yamada,Toshiba CorporationRicky Lee,Hong Kong University of Science and Technology, Hong KongProgram Chair:Shigenori Aoki,Fujitsu Laboratories Ltd.<br/>E-mail: aoki.shigenori@jp.fujitsu.com

## Arrangement Chair:

Tadaaki Mimura,	Panasonic Corporation
Hiroshi Manita,	Casio Computer Co., Ltd.
Natsuko Kawamata,	The University of Tokyo

## Treasurer:

Shigeru Nakagawa, *IBM Research – Tokyo E-mail: snakagw@jp.ibm.com* 

## Japanese Committee:

Takashi Harada,	NEC Corporation
Daisuke Iguchi,	Fuji Xerox Co., Ltd.
Nobuhiro Imaizumi,	Fujitsu Laboratories Ltd.
Michitaka Kimura,	Renesas Electronics Corp.
Atsushi Nakamura,	Renesas Electronics Corp.
Tomoshi Ohde,	Sony Corporation
Atsushi Okuno,	Sanyu Rec Co., Ltd.
Hideki Osaka,	Hitachi, Ltd.
Kanji Otsuka,	Meisei University
Toshio Sudo,	Shibaura Institute of Technology
Shoji Uegaki,	ASE Marketing & Service Japan Co., Ltd.
Yutaka Uematsu,	Hitachi, Ltd.
Itsuo Watanabe.	Hitachi Chemical Co., Ltd.

## US Committee:

William T. Chen,	ASE (U.S.) INC.
Phillip Garrou,	Microelectronics Consultants of North Carolina
Keith Newman,	Oracle Corporation

Ephraim Suhir,	University of California
E. Jan Vardaman,	TechSearch International, Inc.
Jie Xue,	Cisco Systems, Inc.

# European Committee:

Rolf Aschenbrenner,	Fraunhofer-IZM, Germany
Chria Bailey,	University of Greenwich, United Kingdom
Eric Beyne,	IMEC, Belgium
Klaus Pressel,	Infineon Technologies AG., Germany

## Asian Committee:

Kuo-Ning Chiang,	ITRI & National Tsing Hua University, Taiwan
C. P. Hung,	Advanced Semiconductor Engineering, Taiwan
Seok-Hwan HUH,	Samsung Electronics Co. Ltd., Korea
Joungho Kim,	Korea Advanced Institute of Science and Technology, Korea
John H. Lau,	Institute of Microelectronics, Singapore
Ching Ping Wong,	Dean of the Faculty of Engineering, The Chinese University of Hong Kong,
	On a no pay leave from School of Materials Science and Engineering,
	Georgia Institute of Technology, IEEE/CPMT Society Distinguished
	Lecturer

# <IEEE CPMT Japan Chapter>

## Chair:

Masahiro Aoyagi,	National Institute of Advanced Industrial Science and Technology
Vice chair:	
Kishio Yokouchi,	Fujitsu Interconnect Technologies Ltd.
Member:	
Yasuhiro Ando,	Fujikura Ltd.
Masazumi Amagai,	Texas Instruments Japan Ltd.
Yoshitaka Fukuoka,	Worldwide Electronic Integrated Substrate Technology Inc.
Kaoru Hashimoto,	Meisei University
Hideyuki Ohashi,	Mitsubishi Electric Co.
Kazuya Okamoto,	Osaka University
Kanji Otsuka,	Meisei University
Toshio Sudo,	Shibaura Institute of Technology
Hiroshi Yamada,	Toshiba Corporation
Naoaki Yamanaka,	Keio University